Changing our Path to High Level ATPG
نویسنده
چکیده
There are many reasons for high level ATPG, but the major one is the need for ATPG to be done at the same level as design. Today a designer has to drop down to gate level to run an ATPG, while verification and most other design activities can be done in RTL. At one time software debugging tools worked at the assembler level, today they work at the level at which people write. Our ATPG tools should do no less.
منابع مشابه
Study on Test Compaction in High-Level Automatic Test Pattern Generation (ATPG) Platform
Advancements in semiconductor technology are making gate-level test generation more challenging. This is because a large amount of detailed structural information must be processed in the search process of automatic test pattern generation (ATPG). In addition, ATPG needs to deal with new defects caused by process variation when IC is shrinking. To reduce the computation effort of ATPG, test gen...
متن کاملTestability Guided Hierarchical Test Generation with Decision Diagrams
A unified approach is presented for calculation multi-level testability measures and for testability guided hierarchical automated test pattern generation (ATPG) for digital systems. The methods and algorithms are based on path tracing procedures on decision diagrams. On the higher level the system is presented as a network of register transfer level (RTL) components, and on the lower level eac...
متن کاملHigh Time For High Level ATPG
High level ATPG does not make the test problem any easy. In fact, there are several design-flow-related complications it creates. Also, the fault models used in high level ATPG are not suitable. Gate level ATPG has dominated for over 20 years and continue to do so. And there are enough challenging unsolved problems in gate level ATPG and there is no evidence that high level ATPG provides any he...
متن کاملEfficient Sequential ATPG for Functional RTL Circuits
We present an efficient register-transfer level automatic test pattern generation (ATPG) algorithm. First, our ATPG generates a series of sequential justification and propagation paths for each RTL primitive via a deterministic branch-and-bound search process, called a test environment. Then the precomputed test vectors for the RTL primitives are plugged into the generated test environments to ...
متن کاملHigh Quality ATPG for Delay Defects
The paper presents a novel technique for generating effective vectors for delay defects. The test set achieves high path delay fault coverage to capture smalldistributed delay defects and high transition fault coverage to capture gross delay defects. Furthermore, non-robust paths for ATPG are filtered (selected) carefully so that there is a minimum overlap with the already tested robust paths. ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1999